Regviz

Silicon Labs /BGM240PB32VNN /DEVINFO /IADC0HISPDOFFSETCAL0

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as IADC0HISPDOFFSETCAL0

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Silicon Labs/EFR32BG22C224F512GM32/DEVINFO/IADC0HISPDOFFSETCAL0#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0OFFSETANA1HISPD0OFFSETANA2HISPD

Description

IADC High Speed Offset Calibration Info

Fields

OFFSETANA1HISPD
OFFSETANA2HISPD

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data